Independent Watchdog | STM32F4 | IWDG | CMSIS

-

Independent Watchdog


The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes(extracted from the Datasheet). Read the presentation on the IWDG peripheral by STMicroelectronics.









IWDG Registers

The Independent Watchdog has few registers. They are
  1. IWDG Key Register (IWDG_KR)
  2. IWDG Prescaler Register (IWDG_PR)
  3. IWDG Reload Register (IWDG_RLR)
  4. IWDG Status Register (IWDG_SR)
The Key register provides access protection to the Prescale Register and Reload Register. Writing 0x5555 to IWDG_KR enables write access to IWDG_PR and IWDG_RLR. Writing 0xAAAA loads the reload value stored in IWDG_RLR to the counter. Writing 0xCCCC enables the counter and starts downcounting. The Prescaler register allows us to scale the 32kHz internal RC Oscillator's clock to a maximum of 1/256. The Status register houses two bits to indicate the updation of the Reload and Prescaler registers. 

Configuration

We will configure the IWDG peripheral to reset the microcontroller every 5 seconds it runs unless the USER BUTTON on the Nucleo-F401RE Development Board is pressed before the timeout. When the USER BUTTON is pressed, the counter is reloaded with the value stored in the reload register. To demonstrate that the device is running, a message will be printed on the Serial Terminal for every iteration of the while() loop, and when the counter is reloaded, another message is shown.

Walkthrough

Function Header and Definitions


Initially define the amount of time you want as the timeout.  I have taken 5000 milliseconds. Then define function headers for Initializing and Refreshing the IWDG. Also, include function headers for initializing the User Button and UART.

Configuring Clock Source for IWDG

The IWDG Peripheral uses the LSI Oscillator as it's clock source. The LSI RC Oscillator runs at a frequency of 32 kHz. For that, we have to set the LSION bit in the RCC_CSR register and wait for LSIRDY bit to be set. 

Initializing User Button


Since the USER BUTTON on the Nucleo-F401RE Development Board is connected to PC13 of the STM32F401RET6 microcontroller, we enable the clock to GPIOC on the AHB1 Bus. On reset, the Port C pins are in Input Mode, hence, there is no need to set that.

Initializing IWDG Peripheral


Enable write access to the Prescaler and Reload registers by writing 0x5555 to the Key Register (IWDG_KR). Then, choose the prescaler, here I have taken a division of 256. Then, calculate the value you want to reload the counter with. 

Timeout = 5000 milliseconds
Frequency of LSI Oscillator = 32 kHz = 32000 Hz

Note that the Reload register takes a 12-bit value. Then, load the value in the Reload register to the counter by writing 0xAAAA in the Key Register (IWDG_KR). Finally, start the counter by writing 0xCCCC in the Key Register(IWDG_KR).

Reloading IWDG Counter


When the IWDG_Refresh() function is called, print a message on the Serial Terminal indicating the reloading. Then, write 0xAAAA to reload the IWDG counter.

Demonstration


Initially, call the UART_Init(), Button_Init() and then the IWDG_Init() functions. Then, in the while loop, continuously check if the USER BUTTON is pressed by polling for the GPIOC_IDR register's 13th bit. If it is pressed, call the IWDG_Refresh function. At the same time, print a message on the Serial Terminal using the UART_Tx_String() function outside the if() statement that polls for the Button press.

Popular posts from this blog

Cifradopro: A baremetal Hardware Security Module using the STM32L4S5 Cortex-M4 MCU

-
Image
What is CifradoPro? Cifradopro is a baremetal Hardware Security Module based on the STM32L4S5ZI microcontroller. It is capable of generating Random Keys in various sizes, Encrypting plaintext, and Decrypting ciphertext using the Advanced Encryption Standard. Additionally, it can create One-Time Pads of different lengths and generate a Hash of input data using the Secure Hashing Algorithm. The module can store the generated cryptographic keys in an external memory device. As a safeguard against physical tampering, the device is designed to erase the contents of the external memory if the enclosure is breached. The device leverages the Random Number Generator , AES Hardware Accelerator , and HASH Processor of the STM32L4S5ZI for cryptographic operations. It employs the built-in UART peripheral for device control via a serial terminal application such as PuTTY. The external memory, a  256kBit EEPROM from Microchip , is interfaced using the STM32L4's onboard I2C Peripheral. A GPIO pin
Read more

SignGlove: Bridging the Communication Gap for Paralyzed Patients

-
Image
SignGlove What is SignGlove ??? SignGlove is an innovative wearable glove designed to bridge the communication gap for paralyzed patients, enabling them to express their wants and needs through hand signals. It enables caretakers to understand and respond to the needs of individuals with limited mobility.  Over a Wi-Fi network, SignGlove allows users to transmit their hand signals directly to a caregiver's device. One of the key features of SignGlove is its configurability, which allows it to adapt to each user's unique abilities and hand gestures. By customizing the device to match the specific range of motions and signals that a user can comfortably make, SignGlove ensures a highly personalized and tailored communication experience.  With SignGlove, paralyzed patients no longer rely solely on non-verbal cues or guesswork to convey their needs. The SignGlove concept ...... The concept of SignGlove was inspired by the work of Navid Azodi and Thomas Pryor from the Univer
Read more

Capturing images using the Digital Camera Interface | STM32L4 | DCMI | CMSIS

-
Image
Digital Camera Interface The DCMI (Digital Camera Interface) is a synchronous parallel interface designed to receive a high-speed data stream from an external CMOS camera module. It offers compatibility with 8-bit, 10-bit, 12-bit, or 14-bit camera modules.  The DCMI peripheral supports Embedded Line and Frame synchronization methods in addition to the Hardware Synchronisation from the CMOS Camera Module. It has two operating mode, namely Continuous or Snapshot mode. Additionally, it offers a crop feature and supports various data formats, including 8/10/12/14-bit progressive video (Monochrome or Raw Bayer), YCbCr 4:2:2 Progressive Video, RGB 565 Progressive Video, and Compressed Data in JPEG format.   For more information on the DCMI peripheral, read the Training material for DCMI on STM32L4 from STMicroelectronics . DCMI Registers The DCMI peripheral has Control and Status registers for the DCMI Core and Interrupts. It also has a few registers for handling Data synchronization, Croppi
Read more